( en | de | ru )

 

Disambiguation of "Liu, Xiaosen"

Author of the publication

copydeleteadd this publication to your clipboard
A Variation-Adaptive Integrated Computational Digital LDO in 22nm CMOS with Fast Transient Response.

, , , , , , , and . VLSI Circuits, page 124-. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Liu Liu

Liu Liu

Liu Liu

Keetsin Liu

Ching Liu

 

Other publications of authors with the same name

A Universal Modular Hybrid LDO With Fast Load Transient Response and Programmable PSRR in 14-nm CMOS Featuring Dynamic Clamp Strength Tuning., , , , , , , , and . IEEE J. Solid State Circuits, 56 (8): 2402-2415 (2021)31.7 A 3.6W 16V-Output 180ns-Response-Time 94%-Efficiency SC Sigma Converter with Output Impedance Compensation and Ripple Mitigation for LiDAR Driver Applications., , , , , and . ISSCC, page 508-510. IEEE, (2024)An Efficient Transfer Learning Assisted Global Optimization Scheme for Analog/RF Circuits., , , and . ASPDAC, page 417-422. IEEE, (2024)20.7 A 0.45-to-3V reconfigurable charge-pump energy harvester with two-dimensional MPPT for Internet of Things., and . ISSCC, page 1-3. IEEE, (2015)A Highly Efficient Ultralow Photovoltaic Power Harvesting System With MPPT for Internet of Things Smart Nodes., and . IEEE Trans. Very Large Scale Integr. Syst., 23 (12): 3065-3075 (2015)A Single-Stage, Single-Inductor, 6-Input 9-Output Multi-Modal Energy Harvesting Power Management IC for 100µW-120MW Battery-Powered IoT Edge Nodes., , , , , , , , , and 2 other author(s). VLSI Circuits, page 195-196. IEEE, (2018)A Two-step Fine-tuning Assisted Layout Sizing Scheme for Analog/RF Circuits., , , , and . ISCAS, page 1-5. IEEE, (2024)Automatic Design for W-Band Front-End System via Bottom-Up Sizing and Layout Generation., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 43 (3): 705-715 (March 2024)A 32.2 TOPS/W SRAM Compute-in-Memory Macro Employing a Linear 8-bit C-2C Ladder for Charge Domain Computation in 22nm for Edge Inference., , , , , , , and . VLSI Technology and Circuits, page 36-37. IEEE, (2022)An Automatic Resonance Tracking Scheme With Maximum Power Transfer for Piezoelectric Transducers., , , , , and . IEEE Trans. Ind. Electron., 62 (11): 7136-7145 (2015)