( en | de | ru )

 

Disambiguation of "Asadi, Hossein"

Author of the publication

copydeleteadd this publication to your clipboard
An Efficient SRAM-Based Reconfigurable Architecture for Embedded Processors.

, , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (3): 466-479 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mehdi Asadi

Behrang Asadi

Awat Asadi

Hamed Asadi

Nima Asadi

 

Other publications of authors with the same name

FPGA-Based Protection Scheme against Hardware Trojan Horse Insertion Using Dummy Logic., , , and . IEEE Embed. Syst. Lett., 7 (2): 46-50 (2015)DiskAccel: Accelerating Disk-Based Experiments by Representative Sampling., , and . SIGMETRICS, page 297-308. ACM, (2015)3RSeT: Read Disturbance Rate Reduction in STT-MRAM Caches by Selective Tag Comparison., , and . IEEE Trans. Computers, 71 (6): 1305-1319 (2022)PADSA: Priority-Aware Block Data Storage Architecture for Edge Cloud Serving Autonomous Vehicles., , and . VNC, page 170-177. IEEE, (2021)Re-architecting I/O Caches for Emerging Fast Storage Devices., , , , , and . ASPLOS (3), page 542-555. ACM, (2023)A power-efficient reconfigurable architecture using PCM configuration technology., , , and . DATE, page 1-6. European Design and Automation Association, (2014)FTSPM: A Fault-Tolerant ScratchPad Memory., , , , and . DSN, page 1-10. IEEE Computer Society, (2013)Obtaining FPGA soft error rate in high performance information systems., , , and . Microelectron. Reliab., 49 (5): 551-557 (2009)Soft Error Modeling and Protection for Sequential Elements., and . DFT, page 463-474. IEEE Computer Society, (2005)A Fast Analytical Approach to Multi-cycle Soft Error Rate Estimation of Sequential Circuits., , , and . DSD, page 797-800. IEEE Computer Society, (2010)