Author of the publication

A 72.9-dB SNDR 20-MHz BW 2-2 discrete-time sturdy MASH delta-sigma modulator using source-follower-based integrators.

, , , , and . A-SSCC, page 289-292. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A digitally enhanced low-distortion delta-sigma modulator for wideband application., , and . ISOCC, page 108-111. IEEE, (2012)A 10-b 320-MS/s Dual-Residue Pipelined SAR ADC with Binary Search Current Interpolator., , , , , and . CICC, page 1-4. IEEE, (2019)A 2.2mW 12-bit 200MS/s 28nm CMOS Pipelined SAR ADC with Dynamic Register-Based High-Speed SAR Logic., , , , , , , and . A-SSCC, page 1-2. IEEE, (2020)Analog front-end for EMG acquisition system., , , , and . ISOCC, page 57-58. IEEE, (2017)A 0.9V 0.022mm2 103dB DR Switched-Capacitor Audio Delta-Sigma Modulator Using Input-Referred kT/C Noise Reduction Technique., , , , and . A-SSCC, page 1-3. IEEE, (2021)A 101 dB Dynamic Range Delta-Sigma Modulator Using Modified Feed-Forward Architecture for Audio Application., , , , , and . ISOCC, page 7-8. IEEE, (2019)A 72.9-dB SNDR 20-MHz BW 2-2 discrete-time sturdy MASH delta-sigma modulator using source-follower-based integrators., , , , and . A-SSCC, page 289-292. IEEE, (2017)A High Holding Voltage Diode-Triggered SCR for Low-Voltage ESD Application., , , and . ICEIC, page 1-3. IEEE, (2024)A 6.25 MHz BW 8-OSR fifth-order single-stage sigma-delta ADC., , , , , , and . ISCAS, page 1117-1120. IEEE, (2011)A CMOS Analog Front-End for Hall Sensor Readout IC., , , and . ICEIC, page 1-3. IEEE, (2024)