( en | de | ru )

 

Disambiguation of "Horta, Nuno"

Author of the publication

copydeleteadd this publication to your clipboard
Yield optimization using k-means clustering algorithm to reduce Monte Carlo simulations.

, , , , and . SMACD, page 1-4. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Edward Kweku Nunoo

Mahboubeh Hortamani

Beatrice Nunold

Danilo Horta

Augusto Hortal

 

Other publications of authors with the same name

Overcurrent detection circuit for integrated class-D amplifiers., , , and . ECCTD, page 401-404. IEEE, (2011)Logarithmic AD conversion using latched comparators and a time-to-digital converter., , and . ICECS, page 319-322. IEEE, (2014)Trading with optimized uptrend and downtrend pattern templates using a genetic algorithm kernel., , and . IEEE Congress on Evolutionary Computation, page 1895-1901. IEEE, (2011)SCALES: A high speed simulator tool for pipeline A/D converters., , and . SMACD, page 1-4. IEEE, (2016)Stochastic-based placement template generator for analog IC layout-aware synthesis., , , and . Integr., (2017)A cascode-free single-stage amplifier using a fully-differential folded voltage-combiner., , , , and . ICECS, page 263-266. IEEE, (2014)On-the-fly exploration of placement templates for analog IC layout-aware sizing methodologies., , , and . SMACD, page 1-4. IEEE, (2016)Enhancing a Layout-Aware Synthesis Methodology for Analog ICs by Embedding Statistical Knowledge into the Evolutionary Optimization Kernel., , , and . DoCEIS, volume 394 of IFIP Advances in Information and Communication Technology, page 531-538. Springer, (2013)Trading in financial markets using pattern recognition optimized by genetic algorithms., , and . GECCO (Companion), page 2105-2106. ACM, (2010)Extraction and application of wiring symmetry rules to route analog multiport terminals., , , and . ISCAS, page 1945-1948. IEEE, (2015)