( en | de | ru )

 

Disambiguation of "Yoshioka, Kentaro"

Author of the publication

copydeleteadd this publication to your clipboard
Poster: Towards Large-Scale Measurement Study on LiDAR Spoofing Attacks against Object Detection.

, , , , , and . CCS, page 3459-3461. ACM, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kentaro Harada

Kentaro Kusumi

Riohei Yoshioka

Kentaro Azuma

Kentaro Zens

 

Other publications of authors with the same name

PhaseMAC: A 14 TOPS/W 8bit GRO Based Phase Domain MAC Circuit for in-Sensor-Computed Deep Learning Accelerators., , , , , , and . VLSI Circuits, page 263-264. IEEE, (2018)A 2D-SPAD Array and Read-Out AFE for Next-Generation Solid-State LiDAR., , , , , , , , , and 8 other author(s). VLSI Circuits, page 1-2. IEEE, (2020)A 4-10 bit, 0.4-1 V Power Supply, Power Scalable Asynchronous SAR-ADC in 40 nm-CMOS with Wide Supply Voltage Range SAR Controller., , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 96-A (2): 443-452 (2013)28.7 A 0.7V 12b 160MS/s 12.8fJ/conv-step pipelined-SAR ADC in 28nm CMOS with digital amplifier technique., , , , , , , , and . ISSCC, page 478-479. IEEE, (2017)Through the Looking Glass: Diminishing Occlusions in Robot Vision Systems with Mirror Reflections., , , and . IROS, page 1578-1584. IEEE, (2021)An 8 bit 0.3-0.8 V 0.2-40 MS/s 2-bit/Step SAR ADC With Successively Activated Threshold Configuring Comparators in 40 nm CMOS., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (2): 356-368 (2015)A 4.6K to 400K Functional PVT-Robust Ringamp-Based 250MS/s 12b Pipelined ADC with Pole-Aware Bias Calibration., , , and . CICC, page 1-2. IEEE, (2023)5.1 A 240×192 Pixel 10fps 70klux 225m-Range Automotive LiDAR SoC Using a 40ch 0.0036mm2 Voltage/Time Dual-Data-Converter-Based AFE., , , , , , , , , and 5 other author(s). ISSCC, page 94-96. IEEE, (2020)7-bit 0.8-1.2GS/s Dynamic Architecture and Frequency Scaling subrange ADC with binary-search/flash Live Configuring Technique., , , , and . VLSIC, page 1-2. IEEE, (2014)A voltage scaling 0.25-1.8 V delta-sigma modulator with inverter-opamp self-configuring amplifier., , , and . ISCAS, page 809-812. IEEE, (2013)