( en | de | ru )

 

Disambiguation of "Su, Yangfeng"

Author of the publication

copydeleteadd this publication to your clipboard
SAPOR: second-order Arnoldi method for passive order reduction of RCS circuits.

, , , , , and . ICCAD, page 74-79. IEEE Computer Society / ACM, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Qi Su

Mingxia Su

Su Zhao

Yuhui Su

Hua Su

 

Other publications of authors with the same name

Fast compressive sensing reconstruction algorithm on FPGA using Orthogonal Matching Pursuit., , , , , , and . ISCAS, page 249-252. IEEE, (2016)Multi-Corner Parametric Yield Estimation via Bayesian Inference on Bernoulli Distribution with Conjugate Prior., , , , , and . ISCAS, page 1-4. IEEE, (2020)Efficient Performance Trade-off Modeling for Analog Circuit based on Bayesian Neural Network., , , , , and . ICCAD, page 1-8. ACM, (2019)Learning Sparse Patterns in Deep Neural Networks., , , , and . ASICON, page 1-4. IEEE, (2019)Correlated Rare Failure Analysis via Asymptotic Probability Evaluation., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (4): 813-826 (2022)The second-order biorthogonalization procedure and its application to quadratic eigenvalue problems., , and . Appl. Math. Comput., 172 (2): 788-796 (2006)Structured backward error analysis for sparse polynomial eigenvalue problems., and . Appl. Math. Comput., 219 (6): 3073-3082 (2012)Block SAPOR: block Second-order Arnoldi method for Passive Order Reduction of multi-input multi-output RCS interconnect circuits., , , , , , and . ASP-DAC, page 244-249. ACM Press, (2005)Smart-MSP: A Self-Adaptive Multiple Starting Point Optimization Approach for Analog Circuit Synthesis., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (3): 531-544 (2018)Efficient Hybrid Performance Modeling for Analog Circuits Using Hierarchical Shrinkage Priors., , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (12): 2148-2152 (2016)