Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Design, implementation, and verification of active cache emulator (ACE).

J. Hong, E. Nurvitadhi, and S. Lu. FPGA, page 63-72. ACM, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Nurvitadhi, Eriko

add a person with the name Nurvitadhi, Eriko

Other publications of authors with the same name

Design, implementation, and verification of active cache emulator (ACE).J. Hong, E. Nurvitadhi, and S. Lu. FPGA, page 63-72. ACM, (2006)Evaluating The Highly-Pipelined Intel Stratix 10 FPGA Architecture Using Open-Source Benchmarks.T. Tan, E. Nurvitadhi, D. Shih, and D. Chiou. FPT, page 206-213. IEEE, (2018)Artisan: a Meta-Programming Approach For Codifying Optimisation Strategies.J. Vandebon, J. Coutinho, W. Luk, E. Nurvitadhi, and T. Todman. FCCM, page 177-185. IEEE, (2020)Programmable Automotive Headlights.R. Tamburo, E. Nurvitadhi, A. Chugh, M. Chen, A. Rowe, T. Kanade, and S. Narasimhan. ECCV (4), volume 8692 of Lecture Notes in Computer Science, page 750-765. Springer, (2014)Fast hierarchical implementation of sequential tree-reweighted belief propagation for probabilistic inference.S. Hurkat, J. Choi, E. Nurvitadhi, J. Martínez, and R. Rutenbar. FPL, page 1-8. IEEE, (2015)Exploration of Low Numeric Precision Deep Learning Inference Using Intel® FPGAs: (Abstract Only).P. Colangelo, N. Nasiri, E. Nurvitadhi, A. Mishra, M. Margala, and K. Nealis. FPGA, page 294. ACM, (2018)Automatic Pipelining From Transactional Datapath Specifications.E. Nurvitadhi, J. Hoe, T. Kam, and S. Lu. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 30 (3): 441-454 (2011)Scalable Multi-FPGA Acceleration for Large RNNs with Full Parallelism Levels.D. Kwon, S. Hur, H. Jang, E. Nurvitadhi, and J. Kim. DAC, page 1-6. IEEE, (2020)A Study of Pointer-Chasing Performance on Shared-Memory Processor-FPGA Systems.G. Weisz, J. Melber, Y. Wang, K. Fleming, E. Nurvitadhi, and J. Hoe. FPGA, page 264-273. ACM, (2016)A Customizable Matrix Multiplication Framework for the Intel HARPv2 Xeon+FPGA Platform: A Deep Learning Case Study.D. Moss, K. Srivatsan, E. Nurvitadhi, P. Ratuszniak, C. Johnson, J. Sim, A. Mishra, D. Marr, S. Subhaschandra, and P. Leong. FPGA, page 107-116. ACM, (2018)

BibSonomy

Disambiguation of "Nurvitadhi, Eriko"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Design, implementation, and verification of active cache emulator (ACE).

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Nurvitadhi, Eriko"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Design, implementation, and verification of active cache emulator (ACE).

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Design, implementation, and verification of active cache emulator (ACE).