Author of the publication

5.1 A 5×80W 0.004% THD+N automotive multiphase Class-D audio amplifier with integrated low-latency ΔΣ ADCs for digitized feedback after the output filter.

, , , , , , , , , , , , , , and . ISSCC, page 86-87. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 1.9μW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC., , , , , and . ISSCC, page 244-245. IEEE, (2008)A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time., , , , and . ISSCC, page 314-605. IEEE, (2007)A 10-bit Charge-Redistribution ADC Consuming 1.9 μ W at 1 MS/s., , , , , and . IEEE J. Solid State Circuits, 45 (5): 1007-1015 (2010)15.3 A 115dB-DR audio DAC with -61dBFS out-of-band noise., , and . ISSCC, page 1-3. IEEE, (2015)Compensating Processing Delay in Excess of One Clock Cycle in Noise Shaping Loops Without Altering the Filter Topology., , , and . IEEE Access, (2021)Reducing quantization noise with recursive Sigma Delta modulators., , and . ISCAS (1), page 1084-1087. IEEE, (2004)Optimally-placed twists in global on-chip differential interconnects., , , , and . ESSCIRC, page 475-478. IEEE, (2005)Optimal Positions of Twists in Global On-Chip Differential Interconnects., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 15 (4): 438-446 (2007)A 0.28pJ/b 2Gb/s/ch Transceiver in 90nm CMOS for 10mm On-Chip interconnects., , , , and . ISSCC, page 414-612. IEEE, (2007)5.1 A 5×80W 0.004% THD+N automotive multiphase Class-D audio amplifier with integrated low-latency ΔΣ ADCs for digitized feedback after the output filter., , , , , , , , , and 5 other author(s). ISSCC, page 86-87. IEEE, (2017)