( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
RELUT-GNN: Reverse Engineering Data Path Elements From LUT Netlists Using Graph Neural Networks.

, , , , , и . MWSCAS, стр. 511-515. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Janki Rangatia

Sripriya Rangarajan

Kiril Rangatscheff

Hiranmayi Ranganathan

Palani Murugan Rangasamy

 

Другие публикации лиц с тем же именем

A Decomposition-based Symbolic Analysis Method for Analog Synthesis from Behavioral Specifications., и . VLSI, том 162 из IFIP Conference Proceedings, стр. 305-317. Kluwer, (1999)Adaptive Sampling and Modeling of Analog Circuit Performance Parameters., , и . VLSI-SOC, стр. 142-. Technische Universität Darmstadt, Insitute of Microelectronic Systems, (2003)MSL: A High-Level Language for Parameterized Analog and Mixed Signal Layout Generators., и . VLSI-SOC, стр. 416-421. Technische Universität Darmstadt, Insitute of Microelectronic Systems, (2003)Topology synthesis of analog circuits based on adaptively generated building blocks., и . DAC, стр. 44-49. ACM, (2008)Throughput Optimization with Design Space Exploration During Partitioning for Multi-FPGA Architectures., и . FPGA, стр. 253. ACM, (1999)Battery-efficient task execution on portable reconfigurable computing., , и . SoCC, стр. 237-240. IEEE, (2004)An efficient algorithm for finding empty space for online FPGA placement., и . DAC, стр. 960-965. ACM, (2004)Finite state machine verification on MIMD machines., и . EURO-DAC, стр. 514-520. IEEE Computer Society Press, (1992)Dynamic Characteristics of Power Gating During Mode Transition., , и . IEEE Trans. Very Large Scale Integr. Syst., 19 (2): 237-249 (2011)Mitigating information leakage during critical communication using S*FSM., и . IET Comput. Digit. Tech., 13 (4): 292-301 (2019)