Author of the publication

A Framework for Power-Gating Functional Units in Embedded Microprocessors.

, , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (11): 1640-1649 (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A framework for energy and transient power reduction during behavioral synthesis., and . IEEE Trans. Very Large Scale Integr. Syst., 12 (6): 562-572 (2004)Transient power minimization through datapath scheduling in multiple supply voltage environment., , and . ICECS, page 300-303. IEEE, (2003)A high speed systolic architecture for labeling connected components in an image., , and . IEEE Trans. Syst. Man Cybern., 25 (3): 415-423 (1995)Reliability-centric gate sizing with simultaneous optimization of soft error rate, delay and power., and . ISLPED, page 99-104. ACM, (2008)Circuit for Reversible Quantum Multiplier Based on Binary Tree Optimizing Ancilla and Garbage Bits., , and . VLSID, page 545-550. IEEE Computer Society, (2014)Forward Body Biased Adiabatic Logic for Peak and Average Power Reduction in 22nm CMOS., and . VLSID, page 470-475. IEEE Computer Society, (2014)DFLAP: a dynamic frequency linear array processor., , and . ICIP (2), page 1007-1010. IEEE Computer Society, (1996)Mach-Zehnder interferometer based design of all optical reversible binary adder., , and . DATE, page 721-726. IEEE, (2012)Run-time power-gating in caches of GPUs for leakage energy savings., , and . DATE, page 300-303. IEEE, (2012)A linear systolic algorithm and architecture for convex bipartite matching., and . HiPC, page 379-384. IEEE Computer Society, (1996)