( en | de | ru )

 

Disambiguation of "Watanabe, Minoru"

Author of the publication

copydeleteadd this publication to your clipboard
Total Dose Tolerance Analysis of an Optically Reconfigurable Gate Array VLSI.

, , , and . ICECS 2022, page 1-4. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Minoru Uchiyama

Minoru Toyoda

Wataru Watanabe

Minoru Uchiyama

Minoru Matsukawa

 

Other publications of authors with the same name

MISC: Mono Instruction-Set Computer based on Dynamic Reconfiguration - a 6502 Perspective., , and . ERSA, page 222-228. CSREA Press, (2008)Inversion/non-inversion zero-overhead dynamic optically reconfigurable gate array VLSI., and . FPT, page 377-380. IEEE, (2008)An optically differential reconfigurable gate array and its power consumption estimation., and . FPT, page 197-202. IEEE, (2002)Inversion/non-inversion reconfiguration scheme for a 0.18 J.1m CMOS process optically reconfigurable gate array VLSI., and . MWSCAS, page 117-120. IEEE, (2012)Recovery method for a turn-off failure mode of a laser array on an ORGA., and . AHS, page 235-240. IEEE Computer Society, (2010)A High-Density Optically Reconfigurable Gate Array Using Dynamic Method., and . FPL, volume 3203 of Lecture Notes in Computer Science, page 261-269. Springer, (2004)Fast-neutron soft-error tolerance experimentation with a radiation-hardened optically reconfigurable gate array., , , , , and . ICCE, page 1-2. IEEE, (2024)Wafer-scale VLSI realization using programmable architecture., , and . ICCE, page 1-2. IEEE, (2024)An Improved Dynamic Optically Reconfigurable Gate Array., and . ISVLSI, page 136-141. IEEE Computer Society, (2005)Optimization of Reconfiguration-speed Control Bits for an Optically Reconfigurable Gate Array.. ERSA, page 291-294. CSREA Press, (2007)