Author of the publication

Gigahertz FPGAs with New Power Saving Techniques and Decoding Logic.

, , , and . Evolvable Hardware, page 60-62. IEEE Computer Society, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 32-word by 32-bit three-port bipolar register file implemented using a SiGe HBT BiCMOS technology., and . IEEE J. Solid State Circuits, 37 (2): 228-236 (2002)A 10 GHz 4: 1 MUX and 1: 4 DEMUX implemented by a Gigahertz SiGe FPGA for fast ADC., , , , , , , , and . Integr., 38 (3): 525-540 (2005)Multi-ghz Sige Bicmos Fpgas with New Architecture and Novel Power Management Techniques., , , , , , , and . J. Circuits Syst. Comput., 14 (2): 179-194 (2005)Leveraging TCGA gene expression data to build predictive models for cancer drug response., , , and . BMC Bioinform., 21-S (14): 364 (2020)Reconfigurable FPGA's in the 1-20 GHz Band with HBT BiCMOS., and . Evolvable Hardware, page 188-192. IEEE Computer Society, (1999)Design of a package for a high-speed processor made with yield-limited technology., , , and . Great Lakes Symposium on VLSI, page 110-113. IEEE, (1994)Gigahertz Reconfigurable Computing Using SiGe HBT BiCMOS FPGAs., , , , and . FPL, volume 2147 of Lecture Notes in Computer Science, page 59-69. Springer, (2001)A 5-20 GHz, low power FPGA implemented by SiGe HBT BiCMOS technology., , , , , and . ACM Great Lakes Symposium on VLSI, page 37-40. ACM, (2003)ISPMET: a study in automatic emulator generation., and . MICRO, page 90-95. ACM, (1972)Benchmark Runs of the Subscripted D-Algorithm with Observation Path Mergers on the Brglez-Fujiwara Circuits., and . DAC, page 509-515. IEEE Computer Society Press / ACM, (1987)