( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Timing-constrained I/O buffer placement for flip-chip designs.

, и . DATE, стр. 619-624. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Zhi Wei

Zhi Chen

Zhi Chen

Zhi-Wei Fan

Wei Chen

 

Другие публикации лиц с тем же именем

Two-sided single-detour untangling for bus routing., и . DAC, стр. 206-211. ACM, (2010)Density-reduction-oriented layer assignment for rectangle escape routing., , и . ACM Great Lakes Symposium on VLSI, стр. 275-278. ACM, (2012)Continuous K-Nearest Neighbor Query over Moving Objects in Road Networks., , и . APWeb/WAIM, том 5446 из Lecture Notes in Computer Science, стр. 27-38. Springer, (2009)Timing-constrained replacement using spare cells for design changes., и . ACM Great Lakes Symposium on VLSI, стр. 347-348. ACM, (2013)Utilization of multi-bit flip-flops for clock power reduction., и . ICECS, стр. 677-680. IEEE, (2012)Simultaneous assignment of power pads and wires for reliability-driven hierarchical power quad-grids., и . ICECS, стр. 658-661. IEEE, (2008)Flexible escape routing for flip-chip designs., и . ICECS, стр. 352-355. IEEE, (2008)IO connection assignment and RDL routing for flip-chip designs., и . ASP-DAC, стр. 588-593. IEEE, (2009)Timing-constrained I/O buffer placement for flip-chip designs., и . DATE, стр. 619-624. IEEE, (2011)Top-down-based symmetrical buffered clock routing., , и . ACM Great Lakes Symposium on VLSI, стр. 75-78. ACM, (2012)