( en | de | ru )

 

Disambiguation of "Chang, Meng-Fan"

Author of the publication

copydeleteadd this publication to your clipboard
Sparsity-Aware Clamping Readout Scheme for High Parallelism and Low Power Nonvolatile Computing-in-Memory Based on Resistive Memory.

, , , , , , and . ISCAS, page 1-4. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Fan Chen Meng

Meng-Chang Liu

Meng Meng

Meng Meng Liang

Meng Zhang

Methods and implementations of road-network matching. TU München, (2009)
 

Other publications of authors with the same name

Energy-efficient non-volatile TCAM search engine design using priority-decision in memory technology for DPI., , , , , , and . DAC, page 100:1-100:6. ACM, (2015)Monolithic-3D Integration Augmented Design Techniques for Computing in SRAMs., , , , , and . ISCAS, page 1-5. IEEE, (2019)A Neuromorphic Computing System for Bitwise Neural Networks Based on ReRAM Synaptic Array., , , , , , , , , and 2 other author(s). BioCAS, page 1-4. IEEE, (2018)Circuit design challenges in embedded memory and resistive RAM (RRAM) for mobile SoC and 3D-IC., , and . ASP-DAC, page 197-203. IEEE, (2011)MARS: Multi-macro Architecture SRAM CIM-Based Accelerator with Co-designed Compressed Neural Networks., , , , , , and . CoRR, (2020)A High-Speed 7.2-ns Read-Write Random Access 4-Mb Embedded Resistive RAM (ReRAM) Macro Using Process-Variation-Tolerant Current-Mode Read Schemes., , , , , , , , , and 5 other author(s). IEEE J. Solid State Circuits, 48 (3): 878-891 (2013)Analysis and Reduction of Supply Noise Fluctuations Induced by Embedded Via-Programming ROM., and . IEEE Trans. Very Large Scale Integr. Syst., 17 (6): 758-769 (2009)STICKER-T: An Energy-Efficient Neural Network Processor Using Block-Circulant Algorithm and Unified Frequency-Domain Acceleration., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 56 (6): 1936-1948 (2021)Compact Measurement Schemes for Bit-Line Swing, Sense Amplifier Offset Voltage, and Word-Line Pulse Width to Characterize Sensing Tolerance Margin in a 40 nm Fully Functional Embedded SRAM., , , , , , , , and . IEEE J. Solid State Circuits, 47 (4): 969-980 (2012)A 22-nm 1-Mb 1024-b Read Data-Protected STT-MRAM Macro With Near-Memory Shift-and-Rotate Functionality and 42.6-GB/s Read Bandwidth for Security-Aware Mobile Device., , , , , , , , , and 7 other author(s). IEEE J. Solid State Circuits, 57 (6): 1936-1949 (2022)