Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Eidetic: An In-Memory Matrix Multiplication Accelerator for Neural Networks.

C. Eckert, A. Subramaniyan, X. Wang, C. Augustine, R. Iyer, and R. Das. IEEE Trans. Computers, 72 (6): 1539-1553 (June 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Romy Das

Bio-economic modeling of soil resource conservation in Mid Hill Region of NepalR. Das. Uni Gießen, (2009)

Anita Das

Arabindo Das

Amitabh Das

Koyel Das

Other publications of authors with the same name

Parallel Automata Processor.A. Subramaniyan, and R. Das. ISCA, page 600-612. ACM, (2017)Quality-of-Service for a High-Radix Switch.N. Abeyratne, S. Jeloka, Y. Kang, D. Blaauw, R. Dreslinski, R. Das, and T. Mudge. DAC, page 163:1-163:6. ACM, (2014)SeedEx: A Genome Sequencing Accelerator for Optimal Alignments in Subminimal Space.D. Fujiki, S. Wu, N. Ozog, K. Goliya, D. Blaauw, S. Narayanasamy, and R. Das. MICRO, page 937-950. IEEE, (2020)Hardware-friendly User-specific Machine Learning for Edge Devices.V. Goyal, R. Das, and V. Bertacco. ACM Trans. Embed. Comput. Syst., 21 (5): 62:1-62:29 (September 2022)Cold Boot Attacks are Still Hot: Security Analysis of Memory Scramblers in Modern Processors.S. Yitbarek, M. Aga, R. Das, and T. Austin. HPCA, page 313-324. IEEE Computer Society, (2017)XPoint cache: scaling existing bus-based coherence protocols for 2D and 3D many-core systems.R. Dreslinski, T. Manville, K. Sewell, R. Das, N. Pinckney, S. Satpathy, D. Blaauw, D. Sylvester, and T. Mudge. PACT, page 75-86. ACM, (2012)Getting in control of your control flow with control-data isolation.W. Arthur, B. Mehne, R. Das, and T. Austin. CGO, page 79-90. IEEE Computer Society, (2015)A Compute SRAM with Bit-Serial Integer/Floating-Point Operations for Programmable In-Memory Vector Acceleration.J. Wang, X. Wang, C. Eckert, A. Subramaniyan, R. Das, D. Blaauw, and D. Sylvester. ISSCC, page 224-226. IEEE, (2019)Duality cache for data parallel acceleration.D. Fujiki, S. Mahlke, and R. Das. ISCA, page 397-410. ACM, (2019)BitSET: Bit-Serial Early Termination for Computation Reduction in Convolutional Neural Networks.Y. Pan, J. Yu, A. Lukefahr, R. Das, and S. Mahlke. ACM Trans. Embed. Comput. Syst., 22 (5s): 98:1-98:24 (October 2023)

BibSonomy

Disambiguation of "Das, Reetuparna"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Eidetic: An In-Memory Matrix Multiplication Accelerator for Neural Networks.

Please choose a person to relate this publication to

Romy Das

Anita Das

Arabindo Das

Amitabh Das

Koyel Das

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Das, Reetuparna"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Eidetic: An In-Memory Matrix Multiplication Accelerator for Neural Networks.

Please choose a person to relate this publication to

Romy Das

Anita Das

Arabindo Das

Amitabh Das

Koyel Das

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Eidetic: An In-Memory Matrix Multiplication Accelerator for Neural Networks.