Author of the publication

On-chip face recognition system design with memristive Hierarchical Temporal Memory.

, , , , and . J. Intell. Fuzzy Syst., 34 (3): 1393-1402 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Irmanova, Aidana
add a person with the name Irmanova, Aidana
 

Other publications of authors with the same name

On-chip face recognition system design with memristive Hierarchical Temporal Memory., , , , and . J. Intell. Fuzzy Syst., 34 (3): 1393-1402 (2018)Multi-Modal Data Fusion Using Deep Neural Network for Condition Monitoring of High Voltage Insulator., , , and . IEEE Access, (2020)Multi-level Memristive Memory with Resistive Networks., and . CoRR, (2017)Memristive Non-Idealities: Is there any Practical Implications for Designing Neural Network Chips?, , and . ISCAS, page 1-5. IEEE, (2019)Discrete-level memristive circuits for HTM-based spatiotemporal data classification system., , and . IET Cyper-Phys. Syst.: Theory & Appl., 3 (1): 34-43 (2018)Automated rating of recorded classroom presentations using speech analysis in kazakh., , and . ICACCI, page 393-397. IEEE, (2017)Automated rating of recorded classroom presentations using speech analysis in kazakh., , and . CoRR, (2018)On-chip Face Recognition System Design with Memristive Hierarchical Temporal Memory., , , , and . CoRR, (2017)Impact of Integrated Circuit Packaging on Synaptic Dynamics of Memristive Devices., , and . CoRR, (2018)Low Power Near-sensor Coarse to Fine XOR based Memristive Edge Detection., , and . ISOCC, page 253-254. IEEE, (2018)