Author of the publication

PDG: A Prefetcher for Dynamic Graph Updating.

, , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 43 (4): 1246-1259 (April 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Reduced Complexity Interpolation Architecture for Soft-Decision Reed-Solomon Decoding.. IEEE Trans. Very Large Scale Integr. Syst., 14 (10): 1156-1161 (2006)Generalized Three-Layer Integrated Interleaved Codes.. IEEE Communications Letters, 22 (3): 442-445 (2018)On the Construction of Composite Finite Fields for Hardware Obfuscation., and . IEEE Trans. Computers, 68 (9): 1353-1364 (2019)Generalized SAT-Attack-Resistant Logic Locking., and . CoRR, (2019)Fast Nested Key Equation Solvers for Generalized Integrated Interleaved Decoder., and . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (1): 483-495 (2021)Dimensions of Channel Coding: From Theory to Algorithms to Applications., , , , , , , , and . IEEE J. Sel. Areas Inf. Theory, (2023)Relaxed Min-Max Decoder Architectures for Nonbinary Low-Density Parity-Check Codes., and . IEEE Trans. Very Large Scale Integr. Syst., 21 (11): 2010-2023 (2013)Efficient VLSI Architecture for Soft-Decision Decoding of Reed-Solomon Codes., and . IEEE Trans. Circuits Syst. I Regul. Pap., 55-I (10): 3050-3062 (2008)An Efficient Interpolation-Based Chase BCH Decoder.. IEEE Trans. Circuits Syst. II Express Briefs, 60-II (4): 212-216 (2013)A Low-Complexity Three-Error-Correcting BCH Decoder for Optical Transport Network., and . IEEE Trans. Circuits Syst. II Express Briefs, 59-II (10): 663-667 (2012)