( en | de | ru )

 

Disambiguation of "Ghaznavi-Ghoushchi, M. B."

Author of the publication

copydeleteadd this publication to your clipboard
Workload and temperature dependent evaluation of BTI-induced lifetime degradation in digital circuits.

, , , , , and . Microelectron. Reliab., 55 (8): 1152-1162 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

M B Tahoori

Ruth M B Schwerdtfeger

Johannes M B Broermann

Mahd M rtur b

Jan B M Engelmann

 

Other publications of authors with the same name

The xDotGrid Native, Cross-Platform, High-Performance xDFS File Transfer Framework., and . CoRR, (2017)DotDFS: A Grid-based high-throughput file transfer system., and . CoRR, (2017)Self-impact of NBTI effect on the degradation rate of threshold voltage in PMOS transistors., , , and . DTIS, page 151-154. IEEE, (2013)An ultra low-power digitally controlled oscillator using novel Schmitt-trigger based hysteresis delay cells., , , and . IEICE Electron. Express, 8 (8): 589-595 (2011)DotDFS: A Grid-based high-throughput file transfer system., and . Parallel Comput., 37 (2): 114-136 (2011)MTCML: Analysis, design and optimization of an alternative shallow-depth multiple-tail current mode logic., and . Microelectron. J., (2017)Workload and temperature dependent evaluation of BTI-induced lifetime degradation in digital circuits., , , , , and . Microelectron. Reliab., 55 (8): 1152-1162 (2015)PSML: parallel system modeling and simulation language for electronic system level., , and . J. Supercomput., 75 (5): 2691-2724 (2019)Design and Analysis of an Ultralow-Voltage Complementary Fold-Interleaved Multiple-Tail Current Mode Logic., and . IEEE Trans. Very Large Scale Integr. Syst., 31 (11): 1675-1685 (November 2023)AMPS: An Automated Mesochronous Pipeline Scheduler and Design Space Explorer for High Performance Digital Circuits., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (4): 1681-1692 (2022)