Author of the publication

A 256×256 14k range maps/s 3-D range-finding image sensor using row-parallel embedded binary.

, , and . ISSCC, page 404-405. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 128-channel, 9ps column-parallel two-stage TDC based on time difference amplification for time-resolved imaging., and . ESSCIRC, page 119-122. IEEE, (2011)A fully-integrated 780×800μm2 multi-digital silicon photomultiplier with column-parallel time-to-digital converter., , and . ESSCIRC, page 89-92. IEEE, (2012)Variable Length Coded Address Compression for High-Speed 3-D Range-Finder Using Light-Section Method., , , and . IEICE Trans. Electron., 94-C (1): 124-127 (2011)Dual Imager Core Chip with 24.8 Rangemaps/s 3-D and 58 fps 2-D Simultaneous Capture Capability., , , and . IEICE Trans. Electron., 92-C (6): 798-805 (2009)Time Difference Amplifier with Robust Gain Using Closed-Loop Control., , , and . IEICE Trans. Electron., 93-C (3): 303-308 (2010)Time-to-digital converter based on time difference amplifier with non-linearity calibration., , , , and . ESSCIRC, page 266-269. IEEE, (2010)1.0 ps Resolution Time-to-Digital Converter Based-On Cascaded Time-Difference-Amplifier Utilizing Differential Logic Delay Cells., , , , and . IEICE Trans. Electron., 94-C (6): 1098-1104 (2011)A 8bit two stage time-to-digital converter using time difference amplifier., , , and . IEICE Electron. Express, 7 (13): 943-948 (2010)Cascaded time difference amplifier using differential logic delay cell., , , and . ASP-DAC, page 355-356. IEEE, (2010)11.4 A 67, 392-SPAD PVTB-compensated multi-channel digital SiPM with 432 column-parallel 48ps 17b TDCs for endoscopic time-of-flight PET., , , , , , and . ISSCC, page 1-3. IEEE, (2015)