( en | de | ru )

 

Disambiguation of "Naresh, B."

Author of the publication

copydeleteadd this publication to your clipboard
Transmission cost allocation using power flow tracing and Genetic Algorithm.

, , and . IEEE Conf. of Intelligent Systems, page 432-437. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Naresh Yallapragada

Uma-Naresh Niranjan

Naresh Bikash Dasgupta

Naresh Reddy Thumati

Naresh Chandra Tewarson

 

Other publications of authors with the same name

Transmission cost allocation using power flow tracing and Genetic Algorithm., , and . IEEE Conf. of Intelligent Systems, page 432-437. IEEE, (2010)A Conceptual Study on Employer Perception towards Hiring Employee with Online Degree/Certification., and . Int. J. Inf. Commun. Technol. Educ., 16 (3): 1-14 (2020)Influence of Cyber and Workplace Bullying Towards Employee Negative Emotions the Moderating Role of Gender., and . Int. J. Cyber Behav. Psychol. Learn., 8 (2): 20-34 (2018)Lifting randomized query complexity to randomized communication complexity., , , , and . Electron. Colloquium Comput. Complex., (2017)Development of multi-objective cognitive radio network with energy harvesting for medical data transmission., and . Peer Peer Netw. Appl., 16 (5): 2131-2152 (September 2023)A Highly Secured QoS Aware Routing Algorithm for Software Defined Vehicle Ad-Hoc Networks Using Optimal Trust Management Scheme., , and . Wirel. Pers. Commun., 113 (4): 1807-1821 (2020)Fault-Tolerant Core Mapping for NoC based architectures with improved Performance and Energy Efficiency., , and . ICECS 2022, page 1-4. IEEE, (2022)A Technique to Reduce the Capacitor Size in Two Stage Miller Compensated Opamp., , , , , and . ICCCNT, page 1-4. IEEE, (2018)Performance evaluation of modified mesh-based NoC architecture., and . Comput. Electr. Eng., 104 (Part): 108404 (2022)An FPGA and ASIC Implementation of Cubing Architecture., , , and . Wirel. Pers. Commun., 125 (4): 3379-3391 (2022)