( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
GEAR-Up: Generative AI and External Knowledge-Based Retrieval: Upgrading Scholarly Article Searches for Systematic Reviews.

, , , , , и . AAAI, стр. 23823-23825. AAAI Press, (2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Kaushik Bhaganagarapu

Kaushik Biswas

Kaushik Ravichandran

Kaushik Mitra

Rahul Kaushik

 

Другие публикации лиц с тем же именем

Low-power approximate convolution computing unit with domain-wall motion based "spin-memristor" for image processing applications., , и . DAC, стр. 21:1-21:6. ACM, (2016)Digital CMOS logic operation in the sub-threshold region., и . ACM Great Lakes Symposium on VLSI, стр. 107-112. ACM, (2000)A forward body-biased low-leakage SRAM cache: device and architecture considerations., , , и . ISLPED, стр. 6-9. ACM, (2003)Device optimization for ultra-low power digital sub-threshold operation., , и . ISLPED, стр. 96-101. ACM, (2004)Low-power DWT-based quasi-averaging algorithm and architecture for epileptic seizure detection., , , , и . ISLPED, стр. 301-306. ACM, (2010)Thermal analysis of 8-T SRAM for nano-scaled technologies., , и . ISLPED, стр. 123-128. ACM, (2008)Significance driven computation: a voltage-scalable, variation-aware, quality-tuning motion estimator., , и . ISLPED, стр. 195-200. ACM, (2009)Slope interconnect effort: gate-interconnect interdependentdelay model for CMOS logic gates., , и . ISLPED, стр. 387-390. ACM, (2007)Ultra-low power digital subthreshold logic circuits., и . ISLPED, стр. 94-96. ACM, (1999)Novel sizing algorithm for yield improvement under process variation in nanometer technology., , и . DAC, стр. 454-459. ACM, (2004)