( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A formal approach to system level design: metamodels and unified design environments.

, , , и . MEMOCODE, стр. 155-163. IEEE Computer Society, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Valerio Sangiovanni

Alberto Moreira

Alberto Coda

Alberto Ricco

Alberto Moreira

 

Другие публикации лиц с тем же именем

My 50-Year Journey from Punched Cards to Swarm Systems.. ISPD, стр. 123-125. ACM, (2019)Performance analysis of collaborative spatio-temporal processing for wireless sensor networks., , , , и . CCNC, стр. 325-329. IEEE, (2006)System-level design: orthogonalization of concerns andplatform-based design., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 19 (12): 1523-1543 (2000)Test generation for sequential circuits., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 7 (10): 1081-1093 (1988)Multiple-Valued Minimization for PLA Optimization., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 6 (5): 727-750 (1987)A Detailed Router Based on Incremental Routing Modifications: Mighty., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 6 (6): 942-955 (1987)Explicit and implicit algorithms for binate covering problems., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 16 (7): 677-691 (1997)NOVA: state assignment of finite state machines for optimal two-level logic implementation., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 9 (9): 905-924 (1990)Multiple Constrained Folding of Programmable Logic Arrays: Theory and Applications., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2 (3): 151-167 (1983)Substrate optimization based on semi-analytical techniques., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 18 (2): 172-190 (1999)