Author of the publication

Analog VLSI spiking neural network with address domain probabilistic synapses.

, , and . ISCAS (3), page 241-244. IEEE, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Power dissipation limits and large margin in wireless sensors., and . ISCAS (4), page 832-835. IEEE, (2003)Mixed-signal gradient flow bearing estimation., and . ISCAS (1), page 777-780. IEEE, (2003)Mixed-signal real-time adaptive blind source separation., , and . ISCAS (5), page 760-763. IEEE, (2004)Silicon spike-based synaptic array and address-event transceiver., , and . ISCAS (5), page 385-388. IEEE, (2004)Mixed-mode correlator for micropower acoustic transient classification., and . IEEE J. Solid State Circuits, 34 (10): 1367-1372 (1999)Micropower CMOS Integrated Low-Noise Amplification, Filtering, and Digitization of Multimodal Neuropotentials., , , and . IEEE Trans. Biomed. Circuits Syst., 3 (1): 1-10 (2009)Editorial., and . IEEE Trans. Biomed. Circuits Syst., 5 (1): 1-2 (2011)Dropout and DropConnect for Reliable Neuromorphic Inference Under Communication Constraints in Network Connectivity., , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 9 (4): 658-667 (2019)ADC-Less 3D-NAND Compute-in-Memory Architecture Using Margin Propagation., , , , and . MWSCAS, page 89-92. IEEE, (2023)Towards Chip-in-the-loop Spiking Neural Network Training via Metropolis-Hastings Sampling., , , , , , and . CoRR, (2024)