( en | de | ru )

 

Disambiguation of "Wen, Wujie"

Author of the publication

copydeleteadd this publication to your clipboard
Guest Editorial: ACM JETC Special Issue on New Trends in Nanolectronic Device, Circuit, and Architecture Design: Part 2.

, , , and . ACM J. Emerg. Technol. Comput. Syst., 16 (4): 35:1-35:3 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ming Wen

Wen Peng

Naiyen Wen

Wen Wang

Wen Cao

 

Other publications of authors with the same name

XNOR-POP: A processing-in-memory architecture for binary Convolutional Neural Networks in Wide-IO2 DRAMs., , , and . ISLPED, page 1-6. IEEE, (2017)PS3-RAM: A Fast Portable and Scalable Statistical STT-RAM Reliability/Energy Analysis Method., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 33 (11): 1644-1656 (2014)Securing the Spike: On the Transferabilty and Security of Spiking Neural Networks to Adversarial Examples., , , , , and . CoRR, (2022)Achieving Real-Time LiDAR 3D Object Detection on a Mobile Device., , , , , , , , , and 1 other author(s). CoRR, (2020)RRNet: Towards ReLU-Reduced Neural Network for Two-party Computation Based Private Inference., , , , , , , , , and 4 other author(s). CoRR, (2023)AQ2PNN: Enabling Two-party Privacy-Preserving Deep Neural Network Inference with Adaptive Quantization., , , , , , , , and . MICRO, page 628-640. ACM, (2023)Tiny but Accurate: A Pruned, Quantized and Optimized Memristor Crossbar Framework for Ultra Efficient DNN Implementation., , , , , , , , and . ASP-DAC, page 301-306. IEEE, (2020)3DICT: a reliable and QoS capable mobile process-in-memory architecture for lookup-based CNNs in 3D XPoint ReRAMs., , and . ICCAD, page 53. ACM, (2018)Recent progresses of STT memory design and applications., , , , , and . ASICON, page 1-4. IEEE, (2015)DA-RAID-5: a disturb aware data protection technique for NAND flash storage systems., , , , , and . DATE, page 380-385. EDA Consortium San Jose, CA, USA / ACM DL, (2013)