Inproceedings,

Coupling latency-insensitivity with variable-latency for better than worst case design: a RISC case study.

, , and .
ACM Great Lakes Symposium on VLSI, page 163-168. ACM, (2011)

Meta data

Tags

Users

  • @dblp

Comments and Reviews