Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/glvlsi/CasuCM11
%A Casu, Mario R.
%A Colazzo, Stefano
%A Mantovani, Paolo
%B ACM Great Lakes Symposium on VLSI
%D 2011
%E Atienza, David
%E Xie, Yuan
%E Ayala, José L.
%E Stevens, Ken S.
%I ACM
%K dblp
%P 163-168
%T Coupling latency-insensitivity with variable-latency for better than worst case design: a RISC case study.
%U http://dblp.uni-trier.de/db/conf/glvlsi/glvlsi2011.html#CasuCM11
%@ 978-1-4503-0667-6
@inproceedings{conf/glvlsi/CasuCM11,
added-at = {2018-11-06T00:00:00.000+0100},
author = {Casu, Mario R. and Colazzo, Stefano and Mantovani, Paolo},
biburl = {https://www.bibsonomy.org/bibtex/2c4f165af4f42e0daaf1933e3d7bbc461/dblp},
booktitle = {ACM Great Lakes Symposium on VLSI},
crossref = {conf/glvlsi/2011},
editor = {Atienza, David and Xie, Yuan and Ayala, José L. and Stevens, Ken S.},
ee = {https://doi.org/10.1145/1973009.1973043},
interhash = {66617bb68b7adca0fbcb0e877845498d},
intrahash = {c4f165af4f42e0daaf1933e3d7bbc461},
isbn = {978-1-4503-0667-6},
keywords = {dblp},
pages = {163-168},
publisher = {ACM},
timestamp = {2018-11-07T14:24:41.000+0100},
title = {Coupling latency-insensitivity with variable-latency for better than worst case design: a RISC case study.},
url = {http://dblp.uni-trier.de/db/conf/glvlsi/glvlsi2011.html#CasuCM11},
year = 2011
}