Author of the publication

High-order reconfigurable FIR filter design based on statistical analysis of CSD coefficients.

, , , , , and . FPT, page 402-405. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Phase-Encoding for On-Chip Signalling., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 55-I (2): 535-545 (2008)Approximate Fixed-Point Elementary Function Accelerator for the SpiNNaker-2 Neuromorphic Chip., , , , , , , , and . ARITH, page 37-44. IEEE, (2018)An exponential function accelerator with radix-16 algorithm for spiking neural networks., , and . IEICE Electron. Express, 20 (8): 20220393 (2023)Variability analysis of self-timed SRAM robustness., , , and . PATMOS, page 24-31. IEEE, (2013)Blended Glial Cell's Spiking Neural Network., , , , , , , , , and . IEEE Access, (2023)Design of a DCO based on worst-case delay of a self-timed counter and a digitally controllable delay path., , , and . NEWCAS, page 1-4. IEEE, (2016)ORSAS: An Output Row-Stationary Accelerator for Sparse Neural Networks., , and . IEEE Access, (2023)Multiple-Rail Phase-Encoding for NoC., , , , and . ASYNC, page 107-116. IEEE Computer Society, (2006)PSK Signalling on NoC Buses., , , and . PATMOS, volume 3728 of Lecture Notes in Computer Science, page 286-296. Springer, (2005)Registers for Phase Difference Based Logic., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 15 (6): 720-724 (2007)