Author of the publication

Novel CNFET ternary circuit techniques for high-performance and energy-efficient design.

, , , and . IET Circuits Devices Syst., 13 (2): 193-202 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A novel reversible design for double edge triggered flip-flops and new designs of reversible sequential circuits., , and . Comput. Syst. Sci. Eng., (2014)A new approach for designing compressors with a new hardware-friendly mathematical method for multi-input XOR gates., , , and . IET Circuits Devices Syst., 11 (1): 46-57 (2017)Method for designing ternary adder cells based on CNFETs., , , , and . IET Circuits Devices Syst., 11 (5): 465-470 (2017)An efficient architecture for designing reverse converters based on a general three-moduli set., , , and . J. Syst. Archit., 54 (10): 929-934 (2008)Systematic Transistor Sizing of a CNFET-Based Ternary Inverter for High Performance and Noise Margin Enlargement., , and . IEEE Access, (2022)High-speed full adder based on minority function and bridge style for nanoscale., , , , , and . Integr., 44 (3): 155-162 (2011)A universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuits., , , , and . IET Comput. Digit. Tech., 7 (4): 167-181 (2013)Novel efficient full adder and full subtractor designs in quantum cellular automata., , and . J. Supercomput., 76 (3): 2191-2205 (2020)Efficient RNS Implementation of Elliptic Curve Point Multiplication Over $GF(p)$., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 21 (8): 1545-1549 (2013)Design of quaternary 4-2 and 5-2 compressors for nanotechnology., , , , , and . Comput. Electr. Eng., (2016)