( en | de | ru )

 

Disambiguation of "Wille, Robert"

Author of the publication

copydeleteadd this publication to your clipboard
An ant colony based mapping of quantum circuits to nearest neighbor architectures.

, , , , , and . Integr., (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Robert Wille

Towards a design flow for reversible logic. Uni Bremen, (2009)

Edith Wille

Nora Wille

Sandra Wille

Matthias Wille

 

Other publications of authors with the same name

Using DDs for Nearest Neighbor Optimization of Quantum Circuits., , , , and . RC, volume 9720 of Lecture Notes in Computer Science, page 181-196. Springer, (2016)An improved gate library for logic synthesis of optical circuits., , , , and . ISED, page 1-6. IEEE, (2016)Better Late Than Never : Verification of Embedded Systems After Deployment., , , , and . DATE, page 890-895. IEEE, (2019)Verifying the structure and behavior in UML/OCL models using satisfiability solvers., , , and . IET Cyper-Phys. Syst.: Theory & Appl., 1 (1): 49-59 (2016)Reliable quantum circuits have defects., , and . CoRR, (2019)An Energy-Aware Model for the Logic Synthesis of Quantum-Dot Cellular Automata., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (12): 3031-3041 (2018)Improved synthesis of Clifford+T quantum functionality., , and . DATE, page 597-600. IEEE, (2018)Equivalence Checking in Multi-level Quantum Systems., , and . RC, volume 8507 of Lecture Notes in Computer Science, page 201-215. Springer, (2014)An Efficient Methodology for Mapping Quantum Circuits to the IBM QX Architectures., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (7): 1226-1236 (2019)Automatic Droplet Sequence Generation for Microfluidic Networks With Passive Droplet Routing., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (2): 387-396 (2020)