( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An At-Speed Test Technique for High-Speed High-order Adder by a 6.4-GHz 64-bit Domino Adder Example.

, , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 59-I (8): 1644-1655 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Chen-Chien Li

Chien-Kang Li

Michael James

Audrein James

Chieh Chien

 

Другие публикации лиц с тем же именем

GPU-based n-detect transition fault ATPG., , и . DAC, стр. 28:1-28:8. ACM, (2013)GPU-based timing-aware test generation for small delay defects., , , , , и . ETS, стр. 1-2. IEEE, (2014)An At-Speed Test Technique for High-Speed High-order Adder by a 6.4-GHz 64-bit Domino Adder Example., , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 59-I (8): 1644-1655 (2012)Compact Test Pattern Selection for Small Delay Defect., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (6): 971-975 (2013)Diagnosis of Multiple Scan Chain Timing Faults., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (6): 1104-1116 (2008)Clock-Less DFT and BIST for Dual-Rail Asynchronous Circuits., , , , , , и . J. Electron. Test., 37 (4): 453-471 (2021)Low-IR-Drop Test Pattern Regeneration Using A Fast Predictor., , , , , , , и . ISQED, стр. 27-32. IEEE, (2022)Chip Performance Prediction Using Machine Learning Techniques., , , , , и . VLSI-DAT, стр. 1-4. IEEE, (2021)Column parity and row selection (CPRS): a BIST diagnosis technique for multiple errors in multiple scan chains., и . ITC, стр. 9. IEEE Computer Society, (2005)IEEE 1500 Compatible Secure Test Wrapper For Embedded IP Cores., и . ITC, стр. 1. IEEE Computer Society, (2008)