( en | de | ru )

 

Disambiguation of "Tanimoto, Teruo"

Author of the publication

copydeleteadd this publication to your clipboard
Superconductor Computing for Neural Networks.

, , , , , , , , , and . IEEE Micro, 41 (3): 19-26 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Tanimoto, Teruo
add a person with the name Tanimoto, Teruo
 

Other publications of authors with the same name

Enhanced Dependence Graph Model for Critical Path Analysis on Modern Out-of-Order Processors., , , and . IEEE Comput. Archit. Lett., 16 (2): 111-114 (2017)A Flexible Direct Attached Storage for a Data Intensive Application., , , , , and . IEICE Trans. Inf. Syst., 98-D (12): 2168-2177 (2015)Inter-Temperature Bandwidth Reduction in Cryogenic QAOA Machines., , , , , , and . IEEE Comput. Archit. Lett., 23 (1): 6-9 (January 2024)An Edge Autonomous Lamp Control with Camera Feedback., , , , and . WF-IoT, page 1-7. IEEE, (2022)Hardware-assisted scalable flow control of shared receive queue., , , and . ICS, page 175. ACM, (2014)32 GHz 6.5 mW Gate-Level-Pipelined 4-Bit Processor using Superconductor Single-Flux-Quantum Logic., , , , , , , and . VLSI Circuits, page 1-2. IEEE, (2020)SuperNPU: An Extremely Fast Neural Processing Unit Using Superconducting Logic Devices., , , , , , , , , and . MICRO, page 58-72. IEEE, (2020)Dependence Graph Model for Accurate Critical Path Analysis on Out-of-Order Processors., , and . J. Inf. Process., (2017)WIT-Greedy: Hardware System Design of Weighted ITerative Greedy Decoder for Surface Code., , , , and . ASP-DAC, page 209-215. ACM, (2023)CPCI Stack: Metric for Accurate Bottleneck Analysis on OoO Microprocessors., , and . CANDAR, page 166-172. IEEE Computer Society, (2017)