Author of the publication

Configurable M-factor VLSI DVB-S2 LDPC decoder architecture with optimized memory tiling design.

, , , , and . EURASIP J. Wireless Comm. and Networking, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Randomised multi-modulo residue number system architecture for double-and-add to prevent power analysis side channel attacks., , , and . IET Circuits Devices Syst., 7 (5): 283-293 (2013)Multicore Parallelism Exploration Targeting 3D-HEVC Intra-Frame Prediction., , , , , and . IEEE Des. Test, 37 (3): 15-21 (2020)Preface.. Euro-Par Workshops, volume 6043 of Lecture Notes in Computer Science, page 69-70. Springer, (2009)GPU-assisted HEVC intra decoder., , , and . J. Real-Time Image Processing, 12 (2): 531-547 (2016)A Multifunctional Unit for Designing Efficient RNS-Based Datapaths., , , and . IEEE Access, (2017)Configurable Embedded Core for Controlling Electro-Mechanical Systems., and . ARC, volume 3985 of Lecture Notes in Computer Science, page 18-23. Springer, (2006)Fast transcoding architectures for insertion of non-regular shaped objects in the compressed DCT-domain., and . Signal Process. Image Commun., 18 (8): 659-683 (2003)A tutorial overview on the properties of the discrete cosine transform for encoded image and video processing., and . Signal Process., 91 (11): 2443-2464 (2011)Towards the Integration of Reverse Converters into the RNS Channels., , , and . IEEE Trans. Computers, 69 (3): 342-348 (2020)Accelerating the phylogenetic parsimony function on heterogeneous systems., , , and . Concurr. Comput. Pract. Exp., (2017)