Author of the publication

Fenglin-I: An Open-Source Time-Sensitive Networking Chip Enabling Agile Customization.

, , , and . IEEE Trans. Computers, 72 (1): 140-153 (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Towards high-performance packet processing on commodity multi-cores: current issues and future directions., , , , and . Sci. China Inf. Sci., 58 (12): 1-16 (2015)Network Programming Interface in General-Purpose Multi-core Processor: A Survey., , , , , , and . ICCSE, page 675-680. IEEE, (2020)PPB: a Path-based Packet Batcher to Accelerate Vector Packet Processor., , , , , and . ICCSE, page 681-686. IEEE, (2020)Fenglin-I: An Open-Source Time-Sensitive Networking Chip Enabling Agile Customization., , , and . IEEE Trans. Computers, 72 (1): 140-153 (2023)Demonstration of Path-Based Packet Batcher for Accelerating Vectorized Packet Processing., , , , and . SECON, page 461-463. IEEE, (2018)UniSec: a unified security framework with SmartNIC acceleration in public cloud., , , , , , and . ACM TUR-C, page 9:1-9:6. ACM, (2019)TSN-Builder: Enabling Rapid Customization of Resource-Efficient Switches for Time-Sensitive Networking., , , , , , and . DAC, page 1-6. IEEE, (2020)OpenTSN: an open-source project for time-sensitive networking system development., , , and . CCF Trans. Netw., 3 (1): 51-65 (2020)Self-described buffer: A novel mechanism to improve packet I/O efficiency in Linux., , , , and . IWQoS, page 1-6. IEEE, (2016)A Hierarchical Model of Control Logic for Simplifying Complex Networks Protocol Design., , , , and . NPC, volume 12639 of Lecture Notes in Computer Science, page 182-187. Springer, (2020)