( en | de | ru )

 

Disambiguation of "Martins, Rui Paulo"

Author of the publication

copydeleteadd this publication to your clipboard
Mismatch Analysis of DTCs With an Improved BIST-TDC in 28-nm CMOS.

, , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (1): 196-206 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Paulo Martins Engel

Paulo Ney Aguiar Martins

Milan Paulovic

Manuel António Paulo

Hartwig Paulo

 

Other publications of authors with the same name

Accuracy-Enhanced Variance-Based Time-Skew Calibration Using SAR as Window Detector., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (2): 481-485 (2019)A 0.45 V 147-375 nW ECG Compression Processor With Wavelet Shrinkage and Adaptive Temporal Decimation Architectures., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (4): 1307-1319 (2017)Histogram-Based Ratio Mismatch Calibration for Bridge-DAC in 12-bit 120 MS/s SAR ADC., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (3): 1203-1207 (2016)Passive Noise Shaping in SAR ADC With Improved Efficiency., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (2): 416-420 (2018)Analysis and Design of Open-Loop Multiphase Local-Oscillator Generator for Wireless Applications., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 57-I (5): 970-981 (2010)Analysis and Modeling of a Gain-Boosted N-Path Switched-Capacitor Bandpass Filter., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (9): 2560-2568 (2014)A 0.6-V 13-bit 20-MS/s Two-Step TDC-Assisted SAR ADC With PVT Tracking and Speed-Enhanced Techniques., , , and . IEEE J. Solid State Circuits, 54 (12): 3396-3409 (2019)A Reconfigurable Cross-Connected Wireless-Power Transceiver for Bidirectional Device-to-Device Wireless Charging., , and . IEEE J. Solid State Circuits, 54 (9): 2579-2589 (2019)Gain Error Calibrations for Two-Step ADCs: Optimizations Either in Accuracy or Chip Area., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (11): 2279-2289 (2018)A 0.044-mm2 0.5-to-7-GHz Resistor-Plus-Source-Follower-Feedback Noise-Cancelling LNA Achieving a Flat NF of 3.3±0.45 dB., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 66-II (1): 71-75 (2019)