( en | de | ru )

 

Disambiguation of "Watanabe, Takao"

Author of the publication

copydeleteadd this publication to your clipboard
An Automatic Speech Translation System on PDAs for Travel Conversation.

, , , , , , , , , and . ICMI, page 211-216. IEEE Computer Society, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Takao Tsuboi

Wataru Watanabe

Takao Ito

Rie Watanabe

Shigeo Watanabe

 

Other publications of authors with the same name

A unified algebraic approach to linear control design: Robert E. Skelton, Tetsuya Iwasaki and Karolos M. Grigoriadis; Copyright Taylor & Francis, 1998, ISBN: 0-7484-0592-5.. Autom., 39 (11): 2014-2016 (2003)Analysis of interaction between therapist and hemiplegic patient for control of lateral pelvic motion during robotic gait training., , , , , , , , , and 1 other author(s). ICRA, page 2663-2668. IEEE, (2013)Pelvic motion analysis for gait phase estimation during gait training with body weight support., , and . SMC, page 3219-3223. IEEE, (2011)Soft Interaction Between Body Weight Support System and Human Using Impedance Control Based on Fractional Calculus., , , , and . Adv. Robotics, 26 (11-12): 1253-1269 (2012)An automatic interpretation system for travel conversation., , , , , and . INTERSPEECH, page 444-447. ISCA, (2000)Speaker-independent connected Japanese digit recognition based on phonetic approach.. ICASSP, page 1585-1588. IEEE, (1985)Disturbance rejection for partially linear systems with saturating actuators via switching control.. ACC, page 1212-1217. IEEE, (2003)Robust decentralized turbine-governor control subject to saturation nonlinearity.. ACC, page 1948-1953. IEEE, (2002)A modular architecture for a 6.4-Gbyte/s, 8-Mb DRAM-integrated media chip., , , , , , , , and . IEEE J. Solid State Circuits, 32 (5): 635-641 (1997)Limitations and challenges of multigigabit DRAM chip design., , , and . IEEE J. Solid State Circuits, 32 (5): 624-634 (1997)