( en | de | ru )

 

Disambiguation of "Salama, C. André T."

Author of the publication

copydeleteadd this publication to your clipboard
A 10 bit, 50 M sample/s, low power pipelined A/D converter for cable modem applications.

, and . ISCAS (1), page 424-427. IEEE, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

André G. C. Pacheco

Irene C T Loos

Gabriela C t noiu

Abdulgabar Salama

Stella Salama

 

Other publications of authors with the same name

Series Connected Tunnel-Diode Multilevel Register., and . IEEE Trans. Electron. Comput., 13 (3): 308-309 (1964)Energy Efficient Adiabatic Multiplier-Accumulator Design., and . J. VLSI Signal Process., 33 (1-2): 83-103 (2003)Differential CMOS circuits for 622-MHz/933-MHz clock and data recovery applications., and . IEEE J. Solid State Circuits, 35 (6): 847-855 (2000)GaAs split phase dynamic logic., and . IEEE J. Solid State Circuits, 29 (5): 617-622 (May 1994)A 1 V, 8 GHz CMOS integrated phase shifted transmitter for wideband and varying envelope communication systems., and . CICC, page 447-450. IEEE, (2003)Differential 0.35µm CMOS circuits for 622 MHz/933 MHz monolithic clock and data recovery applications., and . ISCAS (2), page 93-96. IEEE, (1999)Guidelines for Use of Registers and Multiplexers in Low Power Low Voltage DSP Systems., and . Great Lakes Symposium on VLSI, page 26-29. IEEE Computer Society, (1998)An 8-bit 2-Gsample/s folding-interpolating analog-to-digital converter in SiGe technology., and . IEEE J. Solid State Circuits, 39 (1): 238-241 (2004)GaAs dynamic memory design., and . IEEE J. Solid State Circuits, 31 (8): 1193-1196 (1996)Integration of a short-loop SLIC in a low-voltage submicron BiCMOS technology., and . IEEE J. Solid State Circuits, 33 (6): 850-858 (1998)