( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Pushing the Limits of Narrow Precision Inferencing at Cloud Scale with Microsoft Floating Point.

, , , , , , , , , , , , , , , , , , , , , , , и . NeurIPS, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Lita Lilikwargawidjaja

Rita Anita Litauszky

Beáta Litauszki

Lita Plagemann

Lita Vespermann

 

Другие публикации лиц с тем же именем

BinarEye: An always-on energy-accuracy-scalable binary CNN processor with all memory on chip in 28nm CMOS., , , , и . CICC, стр. 1-4. IEEE, (2018)SRAM voltage scaling for energy-efficient convolutional neural networks., и . ISQED, стр. 7-12. IEEE, (2017)11.2 A 3D integrated Prototype System-on-Chip for Augmented Reality Applications Using Face-to-Face Wafer Bonded 7nm Logic at <2μm Pitch with up to 40% Energy Reduction at Iso-Area Footprint., , , , , , , , , и 3 other автор(ы). ISSCC, стр. 210-212. IEEE, (2024)Pushing the Limits of Narrow Precision Inferencing at Cloud Scale with Microsoft Floating Point., , , , , , , , , и 14 other автор(ы). NeurIPS, (2020)Bit Error Tolerance of a CIFAR-10 Binarized Convolutional Neural Network Processor., , , , и . ISCAS, стр. 1-5. IEEE, (2018)Three-Dimensional Stacked Neural Network Accelerator Architectures for AR/VR Applications., , , , , , , , и . IEEE Micro, 42 (6): 116-124 (2022)TRIG: hardware accelerator for inference-based applications and experimental demonstration using carbon nanotube FETs., , , , , , , , , и 2 other автор(ы). DAC, стр. 74:1-74:10. ACM, (2018)Mixed-signal circuits for embedded machine-learning applications., , , , и . ACSSC, стр. 1341-1345. IEEE, (2015)An Always-On 3.8 $\mu$ J/86% CIFAR-10 Mixed-Signal Binary CNN Processor With All Memory on Chip in 28-nm CMOS., , , , и . IEEE J. Solid State Circuits, 54 (1): 158-172 (2019)An always-on 3.8μJ/86% CIFAR-10 mixed-signal binary CNN processor with all memory on chip in 28nm CMOS., , , , и . ISSCC, стр. 222-224. IEEE, (2018)