Author of the publication

Aladdin: A pre-RTL, power-performance accelerator simulator enabling large design space exploration of customized architectures.

, , , and . ISCA, page 97-108. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Weightless: Lossy Weight Encoding For Deep Neural Network Compression., , , , , , and . CoRR, (2017)Can Subthreshold and Near-Threshold Circuits Go Mainstream?, and . IEEE Micro, 30 (4): 80-85 (2010)Value-based clock gating and operation packing: dynamic strategies for improving processor power and performance., and . ACM Trans. Comput. Syst., 18 (2): 89-126 (2000)An event-guided approach to reducing voltage noise in processors., , , , and . DATE, page 160-165. IEEE, (2009)Voltage Noise in Production Processors., , , , , , and . IEEE Micro, 31 (1): 20-28 (2011)Guest Editors' Introduction: Top Picks from the Computer Architecture Conferences of 2007., , and . IEEE Micro, 28 (1): 8-11 (2008)System design considerations for sensor network applications., , and . ISCAS, page 2566-2569. IEEE, (2008)New methodology for early-stage, microarchitecture-level power-performance analysis of microprocessors., , , , , and . IBM J. Res. Dev., 47 (5-6): 653-670 (2003)A 16-Core Voltage-Stacked System With Adaptive Clocking and an Integrated Switched-Capacitor DC-DC Converter., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (4): 1271-1284 (2017)A multi-chip system optimized for insect-scale flapping-wing robots., , , , , , , , and . VLSIC, page 152-. IEEE, (2015)