( en | de | ru )

 

Disambiguation of "Bayoumi, Magdy A."

Author of the publication

copydeleteadd this publication to your clipboard
A clock gated flip-flop for low power applications in 90 nm CMOS.

, and . ISCAS, page 558-562. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tarek Magdy

AbdElMoniem Bayoumi

Magdy Shallan

Magdy Mahdy

Magdy Kaml

 

Other publications of authors with the same name

A compact single-pass architecture for hysteresis thresholding and component labeling., , and . ICIP, page 101-104. IEEE, (2010)Towards real-time DPM object detector for driver assistance., and . ICIP, page 3842-3846. IEEE, (2016)Implementable Spike Sorting techniques for VLSI wireless BCI/BMI implants: A survey., and . ICEAC, page 1-4. IEEE, (2015)Energy-efficient XOR gate with embedded level conversion for serial-link encoding., , and . SiPS, page 140-145. IEEE, (2011)A VLSI model for residue number system architectures., , and . Integr., 2 (3): 191-211 (1984)Efficient shield insertion for inductive noise reduction in nanometer technologies., , and . IEEE Trans. Very Large Scale Integr. Syst., 13 (3): 401-405 (2005)Three-dimensional discrete wavelet transform architectures., and . IEEE Trans. Signal Process., 50 (8): 2050-2063 (2002)Efficient Mapping of ANNs on Hypercube Massively Parallel Machines., , and . IEEE Trans. Computers, 44 (6): 769-779 (1995)Correction to "Efficient Mapping of ANNs on Hypercube Massively Parallel Machines"., , and . IEEE Trans. Computers, 45 (4): 511 (1996)see: IEEE Transactions on Computers 44(1) (1995).A Vlsi Architecture for Separable 2-D Discrete Wavelet Transform., and . VLSI Signal Processing, 18 (2): 125-140 (1998)