( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 32-mW 320-MHz continuous-time complex delta-sigma ADC for multi-mode wireless-LAN receivers.

, , , , , , , , и . IEEE J. Solid State Circuits, 41 (2): 339-351 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Werner Luis

Pia Luislampe

Mathieu Luisier

Werner Luis

Werner Luis

 

Другие публикации лиц с тем же именем

Nonlinearity correction for multibit ΔΣ DACs., , , , , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 52-I (6): 1033-1041 (2005)Automated Machine Learning & Tuning with FLAML., , , и . KDD, стр. 4828-4829. ACM, (2022)A PLL-based synthesizer for tunable digital clock generation in a continuous-time SigmaDelta A/D converter., , , , , и . Integr., 42 (1): 24-33 (2009)Design of a switched opamp-based bandpass filter in a 0.35 μm CMOS technology., , , , , , и . ICECS, стр. 29-32. IEEE, (2002)Parallel Continuous-Time DeltaSigma ADC for OFDM UWB Receivers., , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 56-I (7): 1478-1487 (2009)Design of a CMOS fully differential switched-opamp for SC circuits at very low power supply voltages., , , , , , и . ICECS, стр. 1545-1548. IEEE, (2001)Detailed analysis of the effect of a hysteretic quantizer in a multibit, Sigma-Delta modulator., , , , , и . Microelectron. J., 42 (1): 148-157 (2011)Effect of Finite amplifier Bandwidth and excess Loop Delay in a Parallel CT δς ADC for OFDM UWB receivers., , , , , и . J. Circuits Syst. Comput., (2013)A 1.2 V, 130 nm CMOS parallel continuous-time ΣΔ ADC for OFDM UWB receivers., , , , , и . Microelectron. J., 43 (4): 288-297 (2012)A 32-mW 320-MHz continuous-time complex delta-sigma ADC for multi-mode wireless-LAN receivers., , , , , , , , и . IEEE J. Solid State Circuits, 41 (2): 339-351 (2006)