Author of the publication

Low redundancy matrix-based codes for adjacent error correction with parity sharing.

, , , , and . ISQED, page 76-80. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 13T radiation-hardened memory cell for low-voltage operation and ultra-low power space applications., , , , , and . ISQED, page 161-165. IEEE, (2017)Low-cost resilient radiation hardened flip-flop design., , , , and . ASICON, page 222-225. IEEE, (2017)New SEC-DED-DAEC codes for multiple bit upsets mitigation in memory., , and . VLSI-SoC, page 254-259. IEEE, (2011)Siamese attentional keypoint network for high performance visual tracking., , , , , and . Knowl. Based Syst., (2020)Siamese Attentional Keypoint Network for High Performance Visual Tracking., , , , and . CoRR, (2019)A mixed-signal simulator for VHDL-AMS., , , , , and . ASP-DAC, page 287-292. ACM, (2001)Novel High-Performance and Cost Effective Soft Error Hardened Flip-Flop Design for Nanoscale CMOS Technology., , , and . ASICON, page 1-4. IEEE, (2019)Designs for efficient low power cardinality and similarity sketches by Two-Step Hashing (TSH)., , , , and . Integr., (2021)A Layout-Based Soft Error Vulnerability Estimation Approach for Combinational Circuits Considering Single Event Multiple Transients (SEMTs)., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (6): 1109-1122 (2019)Versatile and Efficient Techniques for Speeding-Up Circuit Level Simulated Fault-Injection Campaigns., , and . PRDC, page 17-23. IEEE Computer Society, (2008)