Author of the publication

A reconfigurable computing architecture for semantic information filtering.

, , , and . IEEE BigData, page 212-218. IEEE Computer Society, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Fully associative cache partitioning with don't care bits for real-time applications., and . SIGBED Review, 2 (2): 35-38 (2005)TCAM enabled on-chip logic minimization., and . DAC, page 678-683. ACM, (2005)Dynamic context management for low power coarse-grained reconfigurable architecture., and . ACM Great Lakes Symposium on VLSI, page 33-38. ACM, (2009)Mapping of neural network models onto massively parallel hierarchical computer systems., , and . J. Syst. Archit., 45 (11): 919-929 (1999)BiGNoC: Accelerating Big Data Computing with Application-Specific Photonic Network-on-Chip Architectures., , , and . IEEE Trans. Parallel Distributed Syst., 29 (11): 2402-2415 (2018)Key Predistribution Schemes for Establishing Pairwise Keys with a Mobile Sink in Sensor Networks., and . IEEE Trans. Parallel Distributed Syst., 22 (1): 176-184 (2011)Modelling a 2-D inverse fast cosine transform algorithm on a multistage network., and . Signal Process., 30 (2): 235-243 (1993)Mapping of Neural Network Models Onto Two-Dimensional Processor Arrays., and . Parallel Comput., 22 (10): 1345-1357 (1996)Dynamic Context Compression for Low-Power Coarse-Grained Reconfigurable Architecture., and . IEEE Trans. Very Large Scale Integr. Syst., 18 (1): 15-28 (2010)Modelling a Morphological thinning Algorithm for Shared Memory SIMD Computers., , and . Parallel Process. Lett., (1991)