( en | de | ru )

 

Disambiguation of "Moritz, Csaba Andras"

Author of the publication

copydeleteadd this publication to your clipboard
Synchronization coherence: A transparent hardware mechanism for cache coherence and fine-grained synchronization.

, , , , and . J. Parallel Distributed Comput., 68 (2): 165-181 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Gergely Csaba

Csaba Lovász

Csaba Szinyei

Csaba Miskey

Csaba Dávid

 

Other publications of authors with the same name

Parametrized hardware architectures for the Lucas primality test., , and . ICSAMOS, page 124-131. IEEE, (2011)Nanowire Volatile RAM as an Alternative to SRAM., , and . JETC, 12 (3): 30:1-30:13 (2015)Architecting for Causal Intelligence at Nanoscale., , , , , , , and . Computer, 48 (12): 54-64 (2015)NP-Dynamic Skybridge: A Fine-Grained 3D IC Technology with NP-Dynamic Logic., , , , and . IEEE Trans. Emerg. Top. Comput., 5 (2): 286-299 (2017)Architecting NP-Dynamic Skybridge., , , , and . NANOARCH, page 169-174. IEEE Computer Society, (2015)Fine-grained 3D reconfigurable computing fabric with RRAM., , , and . NANOARCH, page 79-80. IEEE, (2017)Architecting connectivity for fine-grained 3-D vertically integrated circuits., , , , and . NANOARCH, page 175-180. IEEE Computer Society, (2015)Combining 2-level logic families in grid-based nanoscale fabrics., , and . NANOARCH, page 101-108. IEEE Computer Society, (2007)Hybrid Graphene Nanoribbon-CMOS tunneling volatile memory fabric., , , , , and . NANOARCH, page 189-195. IEEE Computer Society, (2011)N3ASICs: Designing nanofabrics with fine-grained CMOS integration., , and . NANOARCH, page 196-202. IEEE Computer Society, (2011)