Author of the publication

A 4-kb Low-Power SRAM Design With Negative Word-Line Scheme.

, , and . IEEE Trans. Circuits Syst. I Regul. Pap., 54-I (5): 1069-1076 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A single-chip CMOS IF-band converter design for DVB-T receivers., , , , and . Microelectron. J., 39 (1): 117-129 (2008)Power-saving nano-scale DRAMs with an adaptive refreshing clock generator., , , and . ISCAS, page 612-615. IEEE, (2008)A 4-Kb low power 4-T SRAM design with negative word-line gate drive., , and . ISCAS, IEEE, (2006)Low-cost video decoder with 2D2L comb filter for NTSC digital TVs., , and . IEEE Trans. Consumer Electronics, 51 (2): 694-698 (2005)A Low Power High-Speed 8-Bit Pipelining CLA Design Using Dual-Threshold Voltage Domino Logic., , , and . IEEE Trans. Very Large Scale Integr. Syst., 16 (5): 594-598 (2008)All-MOS ASK Demodulator for Low-Frequency Applications., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 55-II (5): 474-478 (2008)A 1.7-ns Access Time SRAM Using Variable Bulk Bias wordline-Controlled transistors., , , , , , and . Journal of Circuits, Systems, and Computers, 17 (5): 943-956 (2008)Clock-and-Data Recovery Design for LVDS Transceiver Used in LCD Panels., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (11): 1318-1322 (2006)Low-Power Small-Area Digital I/O Cell., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 52-II (8): 508-511 (2005)Wideband 70dB CMOS digital variable gain amplifier design for DVB-T receiver's AGC., , , and . ISCAS (1), page 356-359. IEEE, (2005)