( en | de | ru )

 

Disambiguation of "Du, Yajuan"

Author of the publication

copydeleteadd this publication to your clipboard
Boosting read-ahead efficiency for improved user experience on mobile devices.

, , , , , and . SIGBED Rev., 16 (3): 75-80 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Doan Du

Guohui Du

Keming Du

Xudian Du

Chengran Du

 

Other publications of authors with the same name

A Program Interference Error Aware LDPC Scheme for Improving NAND Flash Decoding Performance., , , , , , and . ACM Trans. Embed. Comput. Syst., 16 (5s): 141:1-141:20 (2017)BoundShield: Comprehensive Mitigation for Memory Disclosure Attacks via Secret Region Isolation., , , and . IEEE Access, (2018)Reducing tail latency of LSM-tree based key-value store via limited compaction., and . SAC, page 178-181. ACM, (2021)Read-Ahead Efficiency on Mobile Devices: Observation, Characterization, and Optimization., , , , , , and . IEEE Trans. Computers, 70 (1): 99-110 (2021)GPU Performance Acceleration via Intra-Group Sharing TLB., , and . ICPP, page 705-714. ACM, (2023)A dynamic predictive race detector for C/C++ programs., , , , and . J. Supercomput., 73 (9): 3999-4019 (2017)Static detection of real-world buffer overflow induced by loop., , , , , and . Comput. Secur., (2020)PreGC: Pre-migrating valid pages to relieve performance cliff of 3D solid-state drives: work-in-progress., , , , and . CODES+ISSS, page 9:1-9:2. ACM, (2019)Pair-Bit Errors Aware LDPC Decoding in MLC NAND Flash Memory., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (12): 2312-2320 (2019)Using Error Modes Aware LDPC to Improve Decoding Performance of 3-D TLC NAND Flash., , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (4): 909-921 (2020)