( en | de | ru )

 

Disambiguation of "Prinetto, Paolo"

Author of the publication

copydeleteadd this publication to your clipboard
Microprocessor fault-tolerance via on-the-fly partial reconfiguration.

, , , and . ETS, page 201-206. IEEE Computer Society, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Giordano Paolo

Paolo Molteni

Paolo Bavaj

Paolo Matricardi

Paolo Fornara

 

Other publications of authors with the same name

The Use of Model Checking in ATPG for Sequential Circuits., , , and . CAV, volume 531 of Lecture Notes in Computer Science, page 86-95. Springer, (1990)On-line Testing of an Off-the-shelf Microprocessor Board for Safety-critical Applications., , , , , , and . EDCC, volume 1150 of Lecture Notes in Computer Science, page 190-202. Springer, (1996)Scan chain encryption for the test, diagnosis and debug of secure circuits., , , , , and . ETS, page 1-6. IEEE, (2017)A Self-Repairing Execution Unit for Microprogrammed Processors., , and . IEEE Micro, 21 (5): 16-22 (2001)Designing and Testing High Dependable Memories for Aerospace Applications., , , , and . VLSI-SOC, page 221-. Technische Universität Darmstadt, Insitute of Microelectronic Systems, (2003)DTIS 2015 foreword., and . DTIS, page 1. IEEE, (2015)An experimental analysis of the effectiveness of the circular self-test path technique., , and . EURO-DAC, page 246-251. IEEE Computer Society, (1994)GATTO: a genetic algorithm for automatic test pattern generation for large synchronous sequential circuits., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 15 (8): 991-1000 (1996)PART: Programmable Array Testing Based on a Partitioning Algorithm., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 3 (2): 142-149 (1984)Online and Offline BIST in IP-Core Design., , , , and . IEEE Des. Test Comput., 18 (5): 92-99 (2001)