( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Veiling glare in high dynamic range imaging.

, , , и . ACM Trans. Graph., 26 (3): 37 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Flavio Horowitz

Alexander Horowitz

Pinchas Horowitz

Pinchas Horowitz

Charles Horowitz

 

Другие публикации лиц с тем же именем

Digital Analog Design: Enabling Mixed-Signal System Validation., , , , и . IEEE Des. Test, 32 (1): 44-52 (2015)Error Control and Limit Cycle Elimination in Event-Driven Piecewise Linear Analog Functional Models., и . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (1): 23-33 (2016)A Framework for Adding Low-Overhead, Fine-Grained Power Domains to CGRAs., , , , , , , , , и . DATE, стр. 846-851. IEEE, (2020)Towards an explanatory and computational theory of scientific discovery, , , , , и . CoRR, (2009)An Analytical Cache Model., , и . ACM Trans. Comput. Syst., 7 (2): 184-215 (1989)Tiny Tera: a packet switch core., , , , и . IEEE Micro, 17 (1): 26-33 (1997)Rigel: flexible multi-rate image processing hardware., , , , , и . ACM Trans. Graph., 35 (4): 85:1-85:11 (2016)A high-speed, low-power 3D-SRAM architecture., , и . CICC, стр. 201-204. IEEE, (2008)A Verilog piecewise-linear analog behavior model for mixed-signal validation., и . CICC, стр. 1-5. IEEE, (2013)AHA: An Agile Approach to the Design of Coarse-Grained Reconfigurable Accelerators and Compilers., , , , , , , , , и 23 other автор(ы). ACM Trans. Embed. Comput. Syst., 22 (2): 35:1-35:34 (марта 2023)