( en | de | ru )

 

Disambiguation of "Pilla, Laércio Lima"

Author of the publication

copydeleteadd this publication to your clipboard
The Path to Exascale: Code Optimizations and Hardening Solutions Reliability.

, , , , , and . FTXS@HPDC, page 55-62. ACM, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Laércio Ender

Marcus Pilla

Ulrich Pilland

Gernot Pillat

Siegfried Pillat

 

Other publications of authors with the same name

Observing the Impact of Multiple Metrics and Runtime Adaptations on BSP Process Rescheduling., , , , and . Parallel Process. Lett., 20 (2): 123-144 (2010)Performance/energy trade-off in scientific computing: the case of ARM big.LITTLE and Intel Sandy Bridge., , , , , and . IET Comput. Digit. Tech., 9 (1): 27-35 (2015)A Cost Model for IaaS Clouds Based on Virtual Machine Energy Consumption., , , , and . J. Grid Comput., 16 (3): 493-512 (2018)Atmospheric models hybrid OpenMP/MPI implementation multicore cluster evaluation., , , , , , , , , and 1 other author(s). Int. J. Inf. Technol. Commun. Convergence, 2 (3): 212-233 (2012)How Game Engines Can Inspire EDA Tools Development: A use case for an open-source physical design library., , , , , , and . ISPD, page 25-31. ACM, (2017)Neutron sensitivity and software hardening strategies for matrix multiplication and FFT on graphics processing units., , , , and . FTXS, page 13-20. ACM, (2013)Radiation-Induced Error Criticality in Modern HPC Parallel Accelerators., , , , , , , , , and . HPCA, page 577-588. IEEE Computer Society, (2017)Distributed Memory Graph Representation for Load Balancing Data: Accelerating Data Structure Generation for Decentralized Scheduling., , , and . HPCS, page 787-794. IEEE, (2019)Saving energy by exploiting residual imbalances on iterative applications., , , , and . HiPC, page 1-10. IEEE Computer Society, (2014)Value Reuse Potential in ARM Architectures., , , , , and . SBAC-PAD, page 174-181. IEEE Computer Society, (2016)