Author of the publication

Exploiting Memory Access Patterns to Improve Memory Performance in Data-Parallel Architectures.

, , , and . IEEE Trans. Parallel Distributed Syst., 22 (1): 105-118 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Understanding and Optimizing GPU Cache Memory Performance for Compute Workloads., , and . ISPDC, page 189-196. IEEE, (2014)Understanding the Impact of Fine-Grained Data Sharing and Thread Communication on Heterogeneous Workload Development., , , and . ISPDC, page 132-139. IEEE, (2017)Monomer Control for Error Tolerance in DNA Self-Assembly., , and . J. Electron. Test., 24 (1-3): 271-284 (2008)One-Class Model for Fabric Defect Detection., , , and . CoRR, (2022)Exploring Faster RCNN for Fabric Defect Detection., , , and . AI4I, page 52-55. IEEE, (2020)A Concurrent Relaxed Queue for Unordered Parallel Accesses on GPUs., , and . CSCI, page 1352-1358. IEEE, (2022)Workload-dependent relative fault sensitivity and error contribution factor of GPU onchip memory structures., , and . ICSAMOS, page 271-278. IEEE, (2013)Contention-Aware Selective Caching to Mitigate Intra-Warp Contention on GPUs., , , and . ISPDC, page 1-8. IEEE, (2017)Exploiting Memory Access Patterns to Improve Memory Performance in Data-Parallel Architectures., , , and . IEEE Trans. Parallel Distributed Syst., 22 (1): 105-118 (2011)Accelerating the discontinuous Galerkin cell-vertex scheme solver on GPU-powered systems., , , and . Int. J. Comput. Sci. Eng., 20 (2): 209-224 (2019)