( en | de | ru )

 

Disambiguation of "Niar, Smaïl"

Author of the publication

copydeleteadd this publication to your clipboard
Comparing Multiported Cache Schemes.

, , and . PDPTA, page 1179-1185. CSREA Press, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hakima Smaïl

Ortwin Smailus

Ortwin Smailus

smail Duymaz

Smail Modjahedpour

 

Other publications of authors with the same name

ENOrMOUS: ENergy Optimization for MObile plateform using User needS., , , , and . J. Syst. Archit., (2019)Sensing user context and habits for run-time energy optimization., , , , and . EURASIP J. Embed. Syst., (2017)An efficient power estimation methodology for complex RISC processor-based platforms., , , , and . ACM Great Lakes Symposium on VLSI, page 239-244. ACM, (2012)Power-Aware Bus Coscheduling for Periodic Realtime Applications Running on Multiprocessor SoC., and . Trans. High Perform. Embed. Archit. Compil., (2009)Pattern-driven prefetching for multimedia applications on embedded processors., , and . J. Syst. Archit., 52 (4): 199-212 (2006)Power-efficient reliable register file for aggressive-environment applications., , , and . IET Comput. Digit. Tech., 14 (1): 1-8 (2020)A Comprehensive Fault Injection Strategy for Embedded Systems Reliability Assessment., , , and . RSP, page 22-28. IEEE, (2018)Stochastic modeling of IEEE 802.11p output process for efficient V2X large-scale interworking., , and . SCVT, page 1-6. IEEE, (2017)MIPT: Rapid exploration and evaluation for migrating sequential algorithms to multiprocessing systems with multi-port memories., , and . HPCS, page 776-783. IEEE, (2014)Multi-objective Hardware-aware Neural Architecture Search with Pareto Rank-preserving Surrogate Models., , , and . ACM Trans. Archit. Code Optim., 20 (2): 29:1-29:21 (June 2023)