( en | de | ru )

 

Disambiguation of "Iyengar, S. Sitharama"

Author of the publication

copydeleteadd this publication to your clipboard
Finding Combined L1 and Link Metric Shortest Paths in the Presence of Orthogonal Obstacles: A Heuristic Approach.

, , and . VLSI Design, 9 (1): 91-104 (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Narayanaswamy Iyengar

Iyengar Chokkana

Sundara Raja Iyengar

Venkatesa Iyengar Vasanta Ram

S Danischewski

 

Other publications of authors with the same name

Faster Web Page Allocation with Neural Networks., , and . IEEE Internet Comput., 6 (6): 18-26 (2002)An Asymptotic Equality for the Number of Necklaces in a Shuffle-Exchange Network., and . Theor. Comput. Sci., 102 (2): 355-365 (1992)Grid Coverage for Surveillance and Target Location in Distributed Sensor Networks., , , and . IEEE Trans. Computers, 51 (12): 1448-1453 (2002)A New Method of Image Compression using Irreducible Covers of Maximum Rectangles., , and . IEEE Trans. Software Eng., 14 (5): 651-658 (1988)Identification of low-level point radioactive sources using a sensor network., , , , , , , and . ACM Trans. Sens. Networks, 7 (3): 21:1-21:35 (2010)Classification of radio elements using mutual information: A tool for geological mapping., , and . Int. J. Appl. Earth Obs. Geoinformation, 10 (3): 305-311 (2008)Autonomous Mobile Robot Research at Louisiana State University's Robotics Research Laboratory., and . AI Magazine, 13 (2): 25-32 (1992)Fusion of the Brooks-Iyengar Algorithm and Blockchain in Decentralization of the Data-Source., , and . J. Sens. Actuator Networks, 8 (1): 17 (2019)A Novel Cloud-Based Platform for Implementation of Oblivious Power Routing for Clusters of Microgrids., , , , , and . IEEE Access, (2017)A general greedy channel routing algorithm., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 10 (2): 204-211 (1991)